BBS首页 » Xilinx » Xilinx

版主: 51FPGA      Q & A 

Xilinx

标题 RSS订阅 作者 查看/回复 最后发表
使用 Spartan-II 中的 DES/三重 DES 功能进行数据加密 Rancho 1157/0 2012-05-09 19:21:32
by Rancho
Virtex-4 RocketIO 误码率测试器 Rancho 1109/0 2012-05-09 19:19:47
by Rancho
SERDES Framer Interface Level 5 Rancho 1124/0 2012-05-09 19:18:37
by Rancho
Accelerating System Designs Requiring High-Bandwidth Connectivity with Targeted Rancho 1186/0 2012-05-09 19:16:40
by Rancho
Virtex-5 FPGA Interface to a JESD204A Compliant ADC Rancho 947/0 2012-05-09 19:15:24
by Rancho
SerDes Channel Simulation in FPGAs Using IBIS-AMI Rancho 1107/0 2012-05-09 19:10:37
by Rancho
利用 CoolRunner CPLD 实现无线收发器 Rancho 1053/0 2012-05-09 19:08:57
by Rancho
手机/终端内的 CoolRunner-II CPLD Rancho 1077/0 2012-05-09 19:08:08
by Rancho
移动 SDRAM 与 CoolRunner-II CPLD 接口 Rancho 1137/0 2012-05-09 19:07:19
by Rancho
针对下一代串行背板的可编程逻辑解决方案 Rancho 1206/0 2012-05-09 19:06:24
by Rancho
FPGA 中的 DSP 协处理：嵌入高性能、低功耗的 DSP 功能 Rancho 1098/0 2012-05-09 19:05:37
by Rancho
使用 SRL 宏实现 PN 生成器 Rancho 1073/0 2012-05-09 19:04:42
by Rancho
Virtex-5 系列高级封装 Rancho 1130/0 2012-05-09 19:03:51
by Rancho
ML310 上的 PPC405 步锁系统 (Lockstep System)( Rancho 1356/0 2012-05-09 19:02:48
by Rancho
连续可变分数率抽取电路 Rancho 1130/0 2012-05-09 19:01:54
by Rancho
Designing Wireless Digital Up/Down Converters Leveraging CORE Generator/System G Rancho 1095/0 2012-05-09 19:00:56
by Rancho
Designing Efficient Digital Up and Down Converters for Narrowband Systems Rancho 1147/0 2012-05-09 18:59:11
by Rancho
Connecting Virtex-6 FPGAs to ADCs with Serial LVDS Interfaces and DACs with Para Rancho 1225/0 2012-05-09 18:57:03
by Rancho
用于实现 RAID6 奇偶性的硬件加速器 Rancho 1138/0 2012-05-09 18:51:08
by Rancho
A 3/4/5/6X Oversampling Circuit for 200 Mb/s to 1000 Mb/s Serial Interfaces Rancho 1034/0 2012-05-09 18:50:02
by Rancho
SERDES Framer Interface Level 5 for Virtex-6 Devices Rancho 1056/0 2012-05-09 18:43:20
by Rancho
Dynamically Programmable DRU for High-Speed Serial I/O Rancho 32189/0 2012-05-09 18:41:20
by Rancho
基于直接数字综合的 E1/T1 的时钟数据恢复设计技巧 Rancho 1125/0 2012-05-09 18:40:06
by Rancho
SFI-4.1 16-Channel SDR Interface with Bus Alignment Rancho 1179/0 2012-05-09 18:39:12
by Rancho
数字锁相环 (DPLL) 参考设计 Rancho 1133/0 2012-05-09 18:37:39
by Rancho
10 Gb 以太网硬件演示平台 Rancho 1096/0 2012-05-09 18:36:29
by Rancho
参考系统：OPB 以太网 MAC Rancho 1112/0 2012-05-09 18:35:38
by Rancho
参考系统：PLB 三态以太网 MAC Rancho 1174/0 2012-05-09 18:34:51
by Rancho
A Gigabit Ethernet to Aurora Bridge - Not Recommended for New Designs Rancho 1229/0 2012-05-09 18:33:34
by Rancho
10 Gigabit Ethernet/Fibre Channel PCS Reference Design - Not Recommended for New Rancho 2748/0 2012-05-09 18:32:39
by Rancho
Connecting Xilinx FPGAs to the Philips A-rate Fibre Optic Transceiver - Not Reco Rancho 1166/0 2012-05-09 18:31:43
by Rancho
Configurable Physical Coding Sublayer - Not Recommended for New Designs Rancho 1191/0 2012-05-09 18:30:45
by Rancho
Gigabit Ethernet Aggregation to SPI-4.2 with Optional GFP-F Adaptation - Not Rec Rancho 1151/0 2012-05-09 18:29:50
by Rancho
Using the RGMII to Interface with the Gigabit Ethernet MAC - Not Recommended for Rancho 1414/0 2012-05-09 18:28:45
by Rancho
TCP/IP on Virtex-II Pro Devices Using lwIP - Not Recommended for New Designs Rancho 1297/0 2012-05-09 18:27:52
by Rancho
Mixed-Version IP Router (MIR) - Not Recommended for New Designs Rancho 1055/0 2012-05-09 18:26:53
by Rancho
Configurable LocalLink CRC Reference Design - Obsolete Rancho 1112/0 2012-05-09 18:26:03
by Rancho
An Ethernet-to-MFRD Traffic Groomer - Not Recommended for New Designs Rancho 1220/0 2012-05-09 18:24:15
by Rancho
An Embedded SMTP Client Using VxWorks and the PowerPC - Not Recommended for New Rancho 1081/0 2012-05-09 18:23:19
by Rancho
以太网核硬件演示平台 Rancho 1108/0 2012-05-09 18:22:27
by Rancho
共2287条 40/58 |‹ « 38 39 40 41 42 43 44 45 46 47 » ›|   
友情链接

Xilinx社区