BBS首页 » Xilinx » Xilinx » Designing Wireless Digital Up/Down Conve

版主: 51FPGA

分享到：
共1条 1/1 1   

Designing Wireless Digital Up/Down Converters Leveraging CORE Generator/System G

    [您是本帖的第1166位阅读者]
Rancho
我是GG
高级会员

最后登陆时间：2015-01-14 09:17:39
直达楼层
1# 发表于 2012-05-09 19:00:56

This application note demonstrates how to efficiently implement Digitial Up and Down Converters(DUC/DDC) by leveraging the Xilinx® DSP IP portfolio. Two example DUC/DDC designs are provided for UMTS and CDMA2000 in both Spartan®-3A DSP and Virtex®-5 FPGAs.

xapp1018.pdf




关键词：Designing    Wireless    Digita    

Rancho。
共1条 1/1 1   
快速回复主题
  • 匿名不能发帖！请先 [ 登陆 注册 ]