版主: 51FPGA

分享到:
共1条 1/1 1   

SFI-4.1 16-Channel SDR Interface with Bus Alignment

    [您是本帖的第1180位阅读者]
Rancho
我是GG
高级会员

最后登陆时间:2015-01-14 09:17:39

直达楼层
1# 发表于 2012-05-09 18:39:12

This Virtex™-5 application note describes an SFI-4.1 interface, a 16-channel, source-synchronous LVDS interface operating at SDR. The transmitter requires 16 LVDS pairs for data and one LVDS pair for the forwarded clock. The receiver also requires 16 LVDS pairs for data and one LVDS pair for the source-synchronous clock input.The timing of the receiver is described in depth and characterized in hardware.

xapp856.pdf




关键词:SFI-4.1    16-Channel    Interf    

Rancho。

共1条 1/1 1   
快速回复主题
  • 匿名不能发帖!请先 [ 登陆 注册 ]