This application note describes a Configurable Physical Coding Sublayer (CPCS) reference design that extends the functionality of the Xilinx® RocketIO™ multi-gigabit transceiver (MGT) blocks in the Virtex™-II Pro FPGA family. This product is not recommended for new designs.

xapp759.pdf