|
版主: 51FPGA |
|
Rancho
最后登陆时间:2015-01-14 09:17:39 |
The shift registers available in Virtex®-II devices are ideal when building synchronous FIFOs. By using the flexibility of the shift register LUT primitive (SRL16), FIFOs can be built with any width while producing a 1-bit resolution. With cascaded SRL16 shift registers (SRLC16), a flexible depth in multiples of 16 is available. This document is obsolete/under obsolescence. 关键词:FIFOs Using Virtex-II Shi |
![]() Rancho。 |
|
| 共1条 1/1 1 |