版主: 51FPGA |
Rancho
![]()
最后登陆时间:2015-01-14 09:17:39 |
This Virtex™-5 application note describes an SFI-4.1 interface, a 16-channel, source-synchronous LVDS interface operating at SDR. The transmitter requires 16 LVDS pairs for data and one LVDS pair for the forwarded clock. The receiver also requires 16 LVDS pairs for data and one LVDS pair for the source-synchronous clock input.The timing of the receiver is described in depth and characterized in hardware. 关键词:SFI-4.1 16-Channel Interf |
![]() Rancho。 |
|
共1条 1/1 1 |