版主: 51FPGA

分享到:
共1条 1/1 1   

一个设计高速度XC9500XV的规划

    [您是本帖的第1388位阅读者]
Rancho
我是GG
高级会员

最后登陆时间:2015-01-14 09:17:39

直达楼层
1# 发表于 2012-06-19 11:28:07

CPLD design has advanced significantly beyond that of fast PAL design. Today's CPLDs must operate in systems that include microprocessors, memories, I/O devices, buses, multiple power supplies and multiple frequency clocks. The actual logic design is frequently minor with respect to the electrical issues that must be dealt with during debug.

xapp361.pdf




关键词:一个    设计    高速度    XC9500XV    规划    

Rancho。

共1条 1/1 1   
快速回复主题
  • 匿名不能发帖!请先 [ 登陆 注册 ]