版主: 51FPGA
最后登陆时间：2015-01-14 09:17:39
This white paper describes design flow concepts that can help to maintain repeatable timing results. wp361.pdf
Rancho。
Xilinx
