版主: 51FPGA |
Rancho
![]()
最后登陆时间:2015-01-14 09:17:39 |
On-die termination (ODT) promises higher signaling rates for printed circuit board (PCB) inter-chip interfaces through improved signal integrity. However, when using ODT, there is sometimes an associated power penalty. This application note explains the reason for the power penalty and suggests a simulation technique for comparing the signal integrity and power dissipation of internally and externally terminated versions of an interface. 关键词:Using Digitally Controlle |
![]() Rancho。 |
|
共1条 1/1 1 |