High-Performance DDR2 SDRAM Interface in Virtex-5 Devices

论坛分类

Xilinx

BBS首页 » Xilinx » Xilinx » High-Performance DDR2 SDRAM Interface in

版主: 51FPGA

分享到：

共1条 1/1 1

High-Performance DDR2 SDRAM Interface in Virtex-5 Devices

[您是本帖的第1180位阅读者]

Rancho

我是GG: 高级会员

最后登陆时间：2015-01-14 09:17:39

直达楼层
1^# 发表于 2012-05-13 09:25:10

This application note describes the controller and data capture technique for high-performance DDR2 SDRAM interfaces. This data capture technique uses the Input Serializer/Deserializer (ISERDES) and Output Double Data Rate (ODDR) features available in every Virtex®-5 I/O.

xapp858.pdf

关键词：High-Performance SDRAM In

Rancho。

回复
回复本帖

共1条 1/1 1