版主: 51FPGA |
Rancho
![]()
最后登陆时间:2015-01-14 09:17:39 |
The Virtex®-II FPGA series provides dedicated on-chip blocks of 18 Kbit True Dual-Port synchronous RAM for use in FIFO applications. This application note describes a way to create a common-clock (synchronous) version and an independent-clock (asynchronous) version of a 511 to 36 FIFO, with the depth and width being adjustable within the Verilog or VHDL code. This document is obsolete/under obsolescence. 关键词:FIFOs Using Virtex-II Blo |
![]() Rancho。 |
|
共1条 1/1 1 |