版主: 51FPGA

分享到:
共1条 1/1 1   

FIFOs Using Virtex-II Block RAM - Obsolete

    [您是本帖的第1196位阅读者]
Rancho
我是GG
高级会员

最后登陆时间:2015-01-14 09:17:39

直达楼层
1# 发表于 2012-05-13 09:14:11

The Virtex®-II FPGA series provides dedicated on-chip blocks of 18 Kbit True Dual-Port synchronous RAM for use in FIFO applications. This application note describes a way to create a common-clock (synchronous) version and an independent-clock (asynchronous) version of a 511 to 36 FIFO, with the depth and width being adjustable within the Verilog or VHDL code. This document is obsolete/under obsolescence.

xapp258.pdf




关键词:FIFOs    Using    Virtex-II    Blo    

Rancho。

共1条 1/1 1   
快速回复主题
  • 匿名不能发帖!请先 [ 登陆 注册 ]