版主: 51FPGA

分享到:
共1条 1/1 1   

VIVADO例化FIFO和RAM出现的告警

    [您是本帖的第2218位阅读者]
juncai811
我是GG
高级会员

最后登陆时间:2017-04-07 12:21:36

直达楼层
1# 发表于 2017-06-13 16:24:21

[Synth 8-312] ignoring unsynthesizable construct: assertion statement ["e:/WJC/XILINX/uart/uart/uart.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd":33723]
[Synth 8-312] ignoring unsynthesizable construct: assertion statement ["e:/WJC/XILINX/uart/uart/uart.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd":4803]
[Synth 8-3332] Sequential element (\inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ) is unused and will be removed from module fifo_generator_v13_0_1.

大家好,小弟刚开始用VIVADO,在例化FIFO和RAM的时候出现上述告警,哪位指导一下,这个告警要如何消除?






关键词:VIVADO    告警    
共1条 1/1 1   
快速回复主题
  • 匿名不能发帖!请先 [ 登陆 注册 ]