版主: 51FPGA

分享到:
共1条 1/1 1   

Virtex 5 中System Monitor 的ADC模拟输入端超量程了会对FPGA产生损坏吗

    [您是本帖的第1291位阅读者]
xilinx论坛
我是MM
高级会员

最后登陆时间:2015-03-19 10:58:07

直达楼层
1# 发表于 2015-06-27 17:57:46

Check the Absolute Maximum Pin voltages in the data sheet.

 

If you are less than those specified, you are OK.

 

 

FPGA device

 

Has ESD protection.  If absolute maximum voltage (or current) is exceeded, the device may be damaged.

 

If ESD specification is exceeded, the device may be damaged.

 

There are no clamps to protect anything greater than absolute maximum, or ESD limits!

 

Exceed these limits, and you likely destroy the device.

 


共1条 1/1 1   
快速回复主题
  • 匿名不能发帖!请先 [ 登陆 注册 ]