vivado synthesis and place failed problem

论坛分类

Xilinx

BBS首页 » Xilinx » Xilinx » vivado synthesis and place failed proble

版主: 51FPGA

分享到：

共1条 1/1 1

vivado synthesis and place failed problem

[您是本帖的第1512位阅读者]

abgh668

我是MM: 高级会员

最后登陆时间：2015-01-13 22:13:10

直达楼层
1^# 发表于 2015-04-09 21:17:24

hi,

I am using vivado 2014.2 and by synthesis my project. After synthesized, critical warnings are reported, and place failed becase of shape Builder 18-138 reason(cannot obey LUTNM/HLUTNM constraint for instances). please help me. Thhanks

回复
回复本帖

共1条 1/1 1