版主: 51FPGA

分享到:
共2条 1/1 1   

virtex-5 PLL_ADV警告

    [您是本帖的第1953位阅读者]
gxiaob
我是GG
高级会员

最后登陆时间:2012-10-09 09:16:57

直达楼层
1# 发表于 2012-08-27 10:36:55
pll_dvi pll_dvi (
.CLKIN1_IN(clk100),
.RST_IN(rst_n),
.CLKOUT0_OUT(clk_100),
.CLKOUT1_OUT(clk_50),
.CLKOUT2_OUT(clk_25),
.LOCKED_OUT(locked_out)
);
本人用virtex-5,在ISE12.4中,例化输入100M时钟,输出分别为100M,50M,25M,但是综合的时候却提示警告,请问该做如何处理?谢谢!
WARNING:Xst:616 - Invalid property "CLKIN_FREQ_MAX 710.000000": Did not attach to PLL_ADV_INST.
WARNING:Xst:616 - Invalid property "CLKIN_FREQ_MIN 19.000000": Did not attach to PLL_ADV_INST.
WARNING:Xst:616 - Invalid property "CLKPFD_FREQ_MAX 550.000000": Did not attach to PLL_ADV_INST.
WARNING:Xst:616 - Invalid property "CLKPFD_FREQ_MIN 19.000000": Did not attach to PLL_ADV_INST.
WARNING:Xst:616 - Invalid property "VCOCLK_FREQ_MAX 1440.000000": Did not attach to PLL_ADV_INST.
WARNING:Xst:616 - Invalid property "VCOCLK_FREQ_MIN 400.000000": Did not attach to PLL_ADV_INST.


关键词:virtex-5    警告    

低调。

RE: virtex-5 PLL_ADV警告

zyz013920
我是GG
高级会员

最后登陆时间:2012-11-04 12:51:30

2# 发表于 2012-09-13 16:18:42
warning和代码不一致,能不能把信息给全
共2条 1/1 1   
快速回复主题
  • 匿名不能发帖!请先 [ 登陆 注册 ]